CAD-compatible high-speed CMOS/SIMOX technology using field-shield isolation for 1 M gate array
暂无分享,去创建一个
A specific 0.5 /spl mu/m CMOS/SIMOX technology was developed for a 1 M gate array/SOG (Sea Of Gates) using field-shield (FS) isolation to overcome a pending problem of source-to-drain breakdown voltage (BV ds) lowering. The ring oscillator fabricated on the FS isolated SOG gate array exhibited 1.7 times higher speed operation than that on a bulk-Si counterpart keeping the lower power consumption feature even at a relatively high drain voltage of 3 V.<<ETX>>
[1] Katsutoshi Izumi,et al. C.M.O.S. devices fabricated on buried SiO2 layers formed by oxygen implantation into silicon , 1978 .
[2] High performance SOIMOSFET using ultra-thin SOI film , 1987, 1987 International Electron Devices Meeting.
[3] J. Colinge. Subthreshold slope of thin-film SOI MOSFET's , 1986, IEEE Electron Device Letters.