Impact of LDD spacer reduction on MOSFET performance for sub- mu m gate/space pitches