Signal Integrity and Power Integrity Issues at System Level

Abstract System-level signal integrity (SI) and power integrity (PI) problems are taken into account. System-level simulation of high-speed systems with effect of external environment is described. SI and PI issues with complete analysis of package, board, termination, squid card, and decoupling network are shown. Common problems of simulations-passivity violation, stability, causality, and interoperability, are also discussed.

[1]  Xavier Aragones,et al.  Challenges for signal integrity prediction in the next decade , 2003 .

[2]  Tina Harriet Smilkstein,et al.  Jitter reduction on high-speed clock signals , 2007 .

[3]  Woong Hwan Ryu.  DesignCon 2006 A Co-design Methodology of Signal Integrity and Power Integrity , 2005 .

[4]  Zhen Mu,et al.  Power Delivery System: Sufficiency, Efficiency, and Stability , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[5]  Ramachandra Achar,et al.  Simulation of high-speed interconnects , 2001, Proc. IEEE.

[6]  Madhavan Swaminathan,et al.  Enhancement of signal integrity and power integrity with embedded capacitors in high-speed packages , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[7]  Dechang Chen,et al.  The Theory of the Design of Experiments , 2001, Technometrics.

[8]  K. Srinivasan,et al.  Modeling of multilayered packages and boards using modal decomposition and finite difference methods , 2006, 2006 IEEE International Symposium on Electromagnetic Compatibility, 2006. EMC 2006..

[9]  M. Swaminathan,et al.  Power integrity/signal integrity co-simulation for fast design closure , 2005, 2005 7th Electronic Packaging Technology Conference.

[10]  Stephen H. Hall,et al.  High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices , 2000 .

[11]  E. Engin,et al.  Causality Enforcement in Transient Co-Simulation of Signal and Power Delivery Networks , 2007, IEEE Transactions on Advanced Packaging.

[12]  Muhannad S. Bakir,et al.  3D Integrated Circuits: Liquid Cooling and Power Delivery , 2009 .

[13]  Yu Cao,et al.  RLC signal integrity analysis of high-speed global interconnects [CMOS] , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[14]  Mehdi Gazor.  Design for manufacturability with regular fabrics in digital integrated circuits , 2005 .

[15]  Wei-Da Guo,et al.  An Integrated Signal and Power Integrity Analysis for Signal Traces Through the Parallel Planes Using Hybrid Finite-Element and Finite-Difference Time-Domain Techniques , 2007, IEEE Transactions on Advanced Packaging.

[16]  Jai Narayan Tripathi,et al.  Analysis of Signal Integrity and Power Integrity at System Level , 2010 .

[17]  Lei Shan,et al.  Signal propagation over perforated reference planes , 2007, 2007 IEEE Workshop on Signal Propagation on Interconnects.

[18]  W. Prasad Kodali,et al.  Engineering Electromagnetic Compatibility , 2001 .

[19]  Frank Y. Yuan.  Electromagnetic modeling and signal integrity simulation of power/ground networks in high speed digital packages and printed circuit boards , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[20]  Rakesh Malik,et al.  Signal Integrity and Power Integrity Methodology for Robust Analysis of On-the-Board System for High Speed Serial Links , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[21]  M. Swaminathan,et al.  Noise induced jitter in differential signaling , 2008, 2008 58th Electronic Components and Technology Conference.

[22]  Woong Hwan Ryu,et al.  Controllable parameters identification for high speed channel through signal-power integrity combined analysis , 2008, 2008 58th Electronic Components and Technology Conference.

[23]  R. Achar,et al.  Stability, Causality, and Passivity in Electrical Interconnect Models , 2007, IEEE Transactions on Advanced Packaging.

[24]  Madhavan Swaminathan,et al.  Analysis for Signal and Power Integrity Using the Multilayered Finite Difference Method , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[25]  Madhavan Swaminathan,et al.  Power Integrity Modeling and Design for Semiconductors and Systems , 2007 .

[26]  Wojciech Bandurski,et al.  Sensitivity Analysis of the Output Signal of VLSI Inverter-Interconnect-Inverter System to Selected Parameters , 2009 .

[27]  Masahiro Aoyagi,et al.  SrTiO3 thin film decoupling capacitors on Si interposers for 3D system integration , 2009, 2009 IEEE International Conference on 3D System Integration.