A new high compression compressor for large multiplier

A new high compression compressor is proposed in this paper. This compressor has 7 inputs, 2 output, 2 carry-ins from adjacent two cells and 2 carry-outs to the next two cells. It achieves higher compression ratio than 4:2 compressor, 5:2 compressor and 6:2 compressor. Simulation shows that a 64x64 bit multiplier using this proposed 7:2 compressor is not only 16% faster than multiplier built with 3:2 compressors, but also outperforms multiplier built with other commonly used compressors.

[1]  Graham A. Jullien,et al.  A New Design Technique for Column Compression Multipliers , 1995, IEEE Trans. Computers.

[2]  Kevin J. Nowka,et al.  A 16-bit/spl times/16-bit MAC design using fast 5:2 compressors , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.

[3]  D. Radhakrishnan,et al.  High performance 5 : 2 compressor architectures , 2006 .

[4]  Earl E. Swartzlander,et al.  16-bit × 16-bit MAC design using fast 5:2 compressors , 2000 .

[5]  Chip-Hong Chang,et al.  Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  K.K. Parhi,et al.  Low-power 4-2 and 5-2 compressors , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[7]  Chip-Hong Chang,et al.  Low voltage, low power (5:2) compressor cell for fast arithmetic circuits , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..