A memory built-in self-diagnosis design with syndrome compression

We present a memory built-in self-diagnosis (BISD) design that incorporates a fault syndrome compression scheme. We also have developed efficient faulty-word, faulty-row, and faulty-column identification methods, which have been incorporated in our new BISD design. Our approach reduces the amount of data that need to be transmitted from the chip under test to the automatic test equipment (ATE). It therefore reduces the ATE occupation time and the required ATE capture memory space. It also simplifies the analysis that has to be performed on the ATE. Simulation results for memories under various fault pattern distributions show that in most cases the data can be compressed to less than 6% of its original size.

[1]  V. K. Agarwal,et al.  Built-in self-diagnosis for repairable embedded RAMs , 1993, IEEE Design & Test of Computers.

[2]  Jin-Fu Li,et al.  A Built-in Self-Test Scheme with Diagnostics Support for Embedded SRAM , 2002, J. Electron. Test..

[3]  Wojciech Maly,et al.  Test response compression and bitmap encoding for embedded memories in manufacturing process monitoring , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  Wojciech Maly,et al.  Enabling embedded memory diagnosis via test response compression , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[5]  David A. Huffman,et al.  A method for the construction of minimum-redundancy codes , 1952, Proceedings of the IRE.

[6]  Jin-Fu Li,et al.  Diagnostic Data Compression Techniques for Embedded Memories with Built-In Self-Test , 2002, J. Electron. Test..

[7]  Hans-Joachim Wunderlich,et al.  Efficient Online and Offline Testing of Embedded DRAMs , 2002, IEEE Trans. Computers.

[8]  Hans-Joachim Wunderlich,et al.  Error detecting refreshment for embedded DRAMs , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[9]  Cheng-Wen Wu,et al.  Defect oriented fault analysis for SRAM , 2003, 2003 Test Symposium.

[10]  Jörg E. Vollrath,et al.  Compressed Bit Fail Maps for Memory Fail Pattern Classification , 2001, J. Electron. Test..

[11]  Ming-Chang Tsai,et al.  BRAINS: a BIST compiler for embedded memories , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[12]  Jen-Chieh Yeh,et al.  Automatic generation of memory built-in self-test cores for system-on-chip , 2001, Proceedings 10th Asian Test Symposium.

[13]  J. Vollrath,et al.  Compressed bit fail maps for memory fail pattern classification , 2000, Proceedings IEEE European Test Workshop.

[14]  Hans-Joachim Wunderlich,et al.  Self-adjusting output data compression: An efficient BIST technique for RAMs , 1998, Proceedings Design, Automation and Test in Europe.

[15]  Cheng-Wen Wu,et al.  A Programmable BIST Core for Embedded DRAM , 1999, IEEE Des. Test Comput..