Clock Skew Minimization in Multiple Dynamic Supply Voltage with Adjustable Delay Buffers Restriction

Multiple dynamic supply voltage (MDSV) designs can be used to reduce power consumption. However, power modes operation with different voltages will cause increasing of the clock skew. The adjustable delay buffers (ADBs) can be used to minimize clock skew under different power modes but it is unlikely to add an unlimited number of ADBs in real world. In the paper, we first assign positions of adjustable delay buffers in a given clock tree to generate zero clock skew. If the number of ADBs is not satisfied with the constraints in the previous solution, a bottom-up method is then used to remove some adjustable delay buffers so that the clock skew is minimized under satisfying all constraints. Finally, the experimental results show that our design is very practical.

[1]  Jan-Ming Ho,et al.  Zero skew clock routing with minimum wirelength , 1992 .

[2]  Jeng-Liang Tsai,et al.  Statistical timing analysis driven post-silicon-tunable clock-tree synthesis , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[3]  Qing Zhu,et al.  High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  S. Tam,et al.  Clock generation and distribution for the first IA-64 microprocessor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[5]  Qing Zhu,et al.  Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[6]  S. Naffziger,et al.  Clock distribution on a dual-core, multi-threaded Itanium/sup /spl reg//-family processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  Jeng-Liang Tsai,et al.  A yield improvement methodology using pre- and post-silicon statistical clock scheduling , 2004, ICCAD 2004.

[8]  Lawrence T. Pileggi,et al.  Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization , 1993, 30th ACM/IEEE Design Automation Conference.

[9]  Jan-Ming Ho,et al.  Zero skew clock net routing , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[10]  Ankur Srivastava,et al.  Variability-Driven Formulation for Simultaneous Gate Sizing and Postsilicon Tunability Allocation , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Shiyan Hu,et al.  Unified adaptivity optimization of clock and logic signals , 2007, ICCAD 2007.

[12]  M. Murakawa,et al.  A post-silicon clock timing adjustment using genetic algorithms , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[13]  Andrew B. Kahng,et al.  Zero-skew clock routing trees with minimum wirelength , 1992, [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit.

[14]  Adnan Aziz,et al.  Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion , 2000, ISPD '00.

[15]  Malgorzata Marek-Sadowska,et al.  General skew constrained clock network sizing based on sequential linear programming , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Wing-Kai Hon,et al.  Clock Skew Minimization in Multi-Voltage Mode Designs Using Adjustable Delay Buffers , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Jason Cong,et al.  Simultaneous buffer and wire sizing for performance and power optimization , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[18]  Jeng-Liang Tsai,et al.  Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  J. Cong,et al.  Interconnect design for deep submicron ICs , 1997, ICCAD 1997.

[20]  Nasser A. Kurd,et al.  A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor , 2001, IEEE J. Solid State Circuits.