Elastic Bundles: Modelling and Synthesis of Asynchronous Circuits with Granular Rigidity

Elastic circuit design is a revolutionary step in VLSI design paving the way for commercial adoption of asynchronous design techniques. With a growing trend of synchronous-asynchronous CAD tool flow integration, this paradigm shows promise to survive market forces of the semiconductor industry mainly due to scope for reuse of synchronous functional blocks and IP cores, and co-existence of synchronous and asynchronous design styles in a common EDA framework. In this paper, we introduce 'Elastic Bundles', a novel class of elastic circuits, and propose a method for modelling, designing and synthesising these circuits. Starting with a high-level dataflow model of a system, which is natively asynchronous, the key idea is to introduce rigidity of chosen granularity levels without changing functional behaviour. The resulting model is then partitioned into functional blocks of fine-grained and coarse-grained asynchronous elements that would finally be transformed to equivalent circuit descriptions for system logic synthesis using standard EDA tools. The methodology is illustrated using a case study of a 16-point FFT circuit design, which clearly demonstrates a spectrum of solutions that can be achieved in different levels of bundling granularity.

[1]  Luciano Lavagno,et al.  Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[3]  Yang Xu,et al.  Characterization of Asynchronous Templates for Integration into Clocked CAD Flows , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  A methodology for correct-by-construction latency insensitive design , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[5]  Alexandre Yakovlev,et al.  GALS Partitioning by Behavioural Decoupling Expressed in Petri Nets , 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems.

[6]  Luciano Lavagno,et al.  Automated synthesis of micro-pipelines from behavioral Verilog HDL , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[7]  Kenneth S. Stevens,et al.  Design of low energy, high performance synchronous and asynchronous 64-point FFT , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  Ad M. G. Peeters,et al.  Synchronous handshake circuits , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[9]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[10]  Alex Kondratyev,et al.  Design of asynchronous circuits by synchronous CAD tools , 2002, DAC '02.

[11]  Charlie Brej Wagging Logic: Implicit Parallelism Extraction Using Asynchronous Methodologies , 2010, 2010 10th International Conference on Application of Concurrency to System Design.

[12]  Steven M. Nowick,et al.  High-Performance Asynchronous Pipelines: An Overview , 2011, IEEE Design & Test of Computers.

[13]  Pradip Bose,et al.  Synchronous interlocked pipelines , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[14]  Yang Xu,et al.  Automatic synthesis of computation interference constraints for relative timing verification , 2009, 2009 IEEE International Conference on Computer Design.

[15]  Jordi Cortadella,et al.  Synthesis of synchronous elastic architectures , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  Maciej Koutny,et al.  Persistent and Nonviolent Steps and the Design of GALS Systems , 2015, Fundam. Informaticae.

[17]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[18]  David E. Culler,et al.  Dataflow architectures , 1986 .

[19]  Hans G. Kerkhoff,et al.  Synchronous Full-Scan for Asynchronous Handshake Circuits , 2003, J. Electron. Test..

[20]  Alain J. Martin,et al.  Slack Elasticity in Concurrent Computing , 1998, MPC.

[21]  Josep Carmona,et al.  Elastic Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  David J. Barnhart An Improved Asynchronous Implementation of a Fast Fourier Transform Architecture for Space Applications , 1999 .