Heterogeneous multi-core architectures with dynamically reconfigurable processors for WiMAX transmitter

Through tailoring individual core to best fit dedicated applications, heterogeneous multi-core architectures can maximise performance while mitigating area costs and power consumption. This paper introduces heterogeneous multi-core architectures using coarse-grained dynamically reconfigurable processors. The multi-core system has been tailored for the performance intensive WiMAX transmitter. An exploration algorithm is proposed to search the design space for multi-core systems to find suitable solutions under specific system and performance constraints.

[1]  Todor Cooklev,et al.  Air Interface for Fixed Broadband Wireless Access Systems , 2004 .

[2]  S. Asano,et al.  The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  Tughrul Arslan,et al.  The Reconfigurable Instruction Cell Array , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Tughrul Arslan,et al.  Multi-core Architectures with Dynamically Reconfigurable Array Processors for the WiMAX Physical Layer , 2008, 2008 Symposium on Application Specific Processors.

[5]  Norman P. Jouppi,et al.  Single-ISA heterogeneous multi-core architectures for multithreaded workload performance , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[6]  A. Beric,et al.  Heterogeneous multiprocessor for high definition video , 2006, 2006 Digest of Technical Papers International Conference on Consumer Electronics.