A surface-potential-based high-voltage compact LDMOS transistor model

In this paper, a surface potential-based compact model is described for high-voltage LDMOS transistors. This model combines the low-voltage MOS region with the high-voltage drift region of an LDMOS transistor. The model includes the effect of the gate extending over the drift region as well as its temperature behavior and geometry scaling. In contrast to subcircuit models, the model has no internal node, since the so-called internal drain voltage is explicitly expressed in terms of the external terminal voltages. By use of an explicit formulation of the surface potential, the dc model thus combines the benefits of short computation times and robustness with accuracy. A comparison with dc measurements shows that the dc model provides an accurate description in all regimes of operation, ranging from subthreshold to super-threshold. In addition, a nodal charge model is derived, to account for the time-dependent behavior of the device. Capacitances obtained from high-frequency measurements show a good agreement with those obtained from the nodal charge model.

[1]  D. E. Burk,et al.  A physically based DMOS transistor model implemented in SPICE for advanced power IC TCAD , 1995, Proceedings of International Symposium on Power Semiconductor Devices and IC's: ISPSD '95.

[2]  W. J. Kloosterman,et al.  Modelling of High-Voltage SOI-LDMOS Transistors including Self-Heating , 2001 .

[3]  H.G.A. Huizing,et al.  A-BCD: An economic 100 V RESURF silicon-on-insulator BCD technology for consumer and automotive applications , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[4]  R.S. Scott,et al.  An accurate model for power DMOSFETs including interelectrode capacitances , 1990, 21st Annual IEEE Conference on Power Electronics Specialists.

[5]  D. A. Antoniadis,et al.  Theoretical analysis and modeling of submicron channel length DMOS transistors , 1995 .

[6]  P. O. Lauritzen,et al.  A Compact Model for an IC Lateral Diffused MOSFET Using the Lumped-Charge Methodology , 1999 .

[7]  A.M. Ionescu,et al.  Bias-dependent drift resistance modeling for accurate DC and AC simulation of asymmetric HV-MOSFET , 2002, International Conferencre on Simulation of Semiconductor Processes and Devices.

[9]  C. C. McAndrew,et al.  A Physically-Based Compact Model for LDMOS Transistors , 1998 .

[10]  Y. Chung.  LADISPICE-1.2: a nonplanar-drift lateral DMOS transistor model and its application to power IC TCAD , 2000 .

[11]  C. M. Liu,et al.  A closed-form physical back-gate-bias dependent quasi-saturation model for SOI lateral DMOS devices with self-heating for circuit simulation , 1995 .

[12]  C. M. Liu,et al.  A closed-form physical back-gate-bias dependent quasi-saturation model for SOI lateral DMOS devices with self-heating for circuit simulation , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.

[13]  Zhiping Yu,et al.  Circuit model for power LDMOS including quasi-saturation , 1999, 1999 International Conference on Simulation of Semiconductor Processes and Devices. SISPAD'99 (IEEE Cat. No.99TH8387).

[14]  William Redman-White,et al.  A Compact Model for Silicon-on-Insulator LDMOST, Including Accumulation, Lateral Doping Gradient and High Side Behaviour , 2001 .

[15]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[16]  Soo-Young Oh,et al.  Transient analysis of MOS transistors , 1980 .

[17]  W. Redman-White,et al.  Charge model for SOI LDMOST with lateral doping gradient , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[18]  Jerry G. Fossum,et al.  New physical insights and models for high-voltage LDMOST IC CAD , 1991 .

[19]  F. Klaassen,et al.  An explicit surface-potential-based MOSFET model for circuit simulation , 2000 .

[20]  D.B.M. Klaassen,et al.  MOS Model 11 - Level 1101 , 2002 .

[21]  C. C. McAndrew,et al.  Accuracy of approximations in MOSFET charge models , 2002 .

[22]  C. C. McAndrew,et al.  An improved MOSFET model for circuit simulation , 1998 .