A 2 GHz low-power frequency synthesizer

This paper describes techniques for achieving low power in a bipolar or BiCMOS synthesizer chip. The introductory material describes two types of fractional-N synthesizers and how these synthesizers could be used to reduce overall power consumption in a portable radio handset. The rest of the paper provides some tutorial review of bipolar logic design with some refinements for low power. The low power design is compared to previous versions in two different fabrication processes.