Defect Modeling Using Fault Tuples

Fault tuples represent a defect modeling mechanism capable of capturing the logical misbehavior of arbitrary defects in digital circuits. To justify this claim, this paper describes two types of logic faults (state transition and signal line faults) and formally shows how fault tuples can be used to precisely represent any number of faults of this kind. The capability of fault tuples to capture misbehaviors beyond logic faults is then illustrated using many examples of varying degree of complexity. In particular, the ability of fault tuples to modulate fault controllability and observability is examined. Finally, it is described how fault tuples can and have been used to enhance testing tasks such as fault simulation, test generation, and diagnosis, and enable new capabilities such as interfault collapsing and application-based quality metrics

[1]  R. D. Blanton,et al.  Universal fault simulation using fault tuples , 2000, Proceedings 37th Design Automation Conference.

[2]  Robert K. Brayton,et al.  Equivalence of robust delay-fault and single stuck-fault test generation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[3]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[4]  R. D. Blanton,et al.  Exploiting dominance and equivalence using fault tuples , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[5]  John P. Hayes,et al.  On the properties of the input pattern fault model , 2003, TODE.

[6]  R. D. Blanton,et al.  Universal test generation using fault tuples , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[7]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[8]  A. A. Kaposi,et al.  Testing switching networks for short-circuit faults , 1972 .

[9]  M. Ray Mercer,et al.  Defect-Oriented Testing and Defective-Part-Level Prediction , 2001, IEEE Des. Test Comput..

[10]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Michael Pabst,et al.  RESIST: a recursive test pattern generation algorithm for path delay faults , 1994, EURO-DAC '94.

[13]  Edward J. McCluskey,et al.  Multiple-output propagation transition fault test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[14]  Irith Pomeranz,et al.  On validating data hold times for flip-flops in sequential circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[15]  Chandra Tirumurti,et al.  On modeling cross-talk faults [VLSI circuits] , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[16]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[17]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[18]  Irith Pomeranz,et al.  Stuck-at tuple-detection: a fault model based on stuck-at faults for improved defect coverage , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[19]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[20]  Janak H. Patel,et al.  PROOFS: a fast, memory efficient sequential circuit fault simulator , 1990, 27th ACM/IEEE Design Automation Conference.

[21]  Weiping Shi,et al.  A circuit level fault model for resistive opens and bridges , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[22]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[23]  Michael S. Hsiao,et al.  On the evaluation of arbitrary defect coverage of test sets , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[24]  Chandra Tirumurti,et al.  On Modeling Cross-Talk Faults , 2003 .

[25]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[26]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[27]  Vishwani D. Agrawal,et al.  Modeling and Test Generation Algorithms for MOS Circuits , 1985, IEEE Transactions on Computers.

[28]  Kimberly Ryan,et al.  Cadence Design Systems Inc. , 1993 .

[29]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1997, J. Electron. Test..

[30]  Magdy S. Abadir,et al.  Logic design verification via test generation , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Kenneth M. Butler,et al.  Correlation of logical failures to a suspect process step , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[32]  John Paul Shen,et al.  Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells , 1984, ITC.

[33]  Karen Panetta,et al.  Efficient concurrent simulation of large networks using various fault models , 2001, Proceedings. 34th Annual Simulation Symposium.

[34]  Prathima Agrawal,et al.  Generating tests for delay faults in nonscan circuits , 1993, IEEE Design & Test of Computers.

[35]  Lawrence T. Pileggi,et al.  False coupling interactions in static timing analysis , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[36]  R. D. Blanton,et al.  Diagnosis of arbitrary defects using neighborhood function extraction , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[37]  Kurt Keutzer,et al.  Necessary and sufficient conditions for hazard-free robust transistor stuck-open-fault testability in multilevel networks , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[38]  S. D. Millman,et al.  Accurate modeling and simulation of bridging faults , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[39]  Kwang-Ting Cheng,et al.  Delay fault testing for VLSI circuits , 1998 .

[40]  Irith Pomeranz,et al.  A new approach to test generation and test compaction for scan circuits , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[41]  Richard D. Eldred.  Test Routines Based on Symbolic Logical Statements , 1959, JACM.

[42]  Hideo Fujiwara,et al.  A method of test generation for path delay faults using stuck-at fault test generation algorithms , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[43]  Janak H. Patel,et al.  Segment delay faults: a new fault model , 1996, Proceedings of 14th VLSI Test Symposium.

[44]  Janak H. Patel,et al.  New Techniques for Deterministic Test Pattern Generation , 1999, J. Electron. Test..

[45]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[46]  Jürgen Alt,et al.  Deterministic test generation for non-classical faults on the gate level , 1995, Proceedings of the Fourth Asian Test Symposium.

[47]  Masahiro Fujita,et al.  Modeling the unknown! Towards model-independent fault and error diagnosis , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[48]  Takashi Nanya,et al.  The Byzantine hardware fault model , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[49]  R. D. Blanton,et al.  Analyzing the effectiveness of multiple-detect test sets , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[50]  Nur A. Touba,et al.  Delay testing of SOI circuits: Challenges with the history effect , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[51]  R. D. Blanton,et al.  Generalized sensitization using fault tuples , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[52]  Wojciech Maly,et al.  Fault tuples in diagnosis of deep-submicron circuits , 2002, Proceedings. International Test Conference.

[53]  D.P. Siewiorek,et al.  Testing of digital systems , 1981, Proceedings of the IEEE.