High-performance 0.1-/spl mu/m gate enhancement-mode InAlAs/InGaAs HEMT's using two-step recessed gate technology

Novel approach for making high-performance enhancement-mode InAlAs/InGaAs HEMT's (E-HEMT's) is described for the first time. Most important issue for the fabrication of E-HEMT's is the suppression of the parasitic resistance due to side-etching around the gate periphery during gate recess etching. Two-step recessed gate technology is utilized for this purpose. The first step of the gate recess etching removes cap layers wet-chemically down to an InP recess-stopping layer and the second step removes only the recess-stopping layer by Ar plasma etching. The parasitic component for source resistance is successfully reduced to less than 0.35 /spl Omega//spl middot/mm. Etching selectivities for both steps are sufficient not to degrade uniformity of devices on the wafer. The resulting structure achieves a positive threshold voltage of 49.0 mV with high transconductance. Due to the etching selectivity, the standard deviation of the threshold voltage is as small as 13.3 mV on a 3-in wafer. A cutoff frequency of 208 GHz is obtained for the 0.1-/spl mu/m gate E-HEMT's. This is therefore one of the promising devices for ultra-high-speed applications.

[1]  Tetsuya Suemitsu,et al.  Improved Recessed-Gate Structure for Sub-0.1-µm-Gate InP-Based High Electron Mobility Transistors , 1998 .

[2]  T. Otsuji,et al.  Ultrahigh-Speed Integrated Circuits Using InP-Based HEMTs , 1998 .

[3]  T. Enoki,et al.  The importance of electrochemistry-related etching in the gate-groove fabrication for InAlAs/InGaAs HFETs , 1998, IEEE Electron Device Letters.

[4]  T. Enoki,et al.  Reliability study on InAlAs/InGaAs HEMTs with an InP recess-etch stopper and refractory gate metal , 1997 .

[5]  T. Otsuji,et al.  High-Speed Static Frequency Divider Employing Resonant Tunneling Diodes and HEMTs , 1997 .

[6]  T. Otsuji,et al.  High-Speed and Low-Power D-FF Employing MOBILEs (Monostable-Bistable Transition Logic Elements) , 1997 .

[7]  I. Adesida,et al.  Fabrication and characterization of an InAlAs/InGaAs/InP ring oscillator using integrated enhancement- and depletion-mode high-electron mobility transistors , 1997, IEEE Electron Device Letters.

[8]  C. Caneau,et al.  0.3-μm gate-length enhancement mode InAlAs/InGaAs/InP high-electron mobility transistor , 1997, IEEE Electron Device Letters.

[9]  T. Enoki,et al.  Mechanism and structural dependence of kink phenomena in InAlAs/InGaAs HEMTs , 1997, Conference Proceedings. 1997 International Conference on Indium Phosphide and Related Materials.

[10]  R. Lai,et al.  Optimization of InGaAs/InAlAs/InP HEMT gate recess process for high frequency and high power applications , 1997, Conference Proceedings. 1997 International Conference on Indium Phosphide and Related Materials.

[11]  C. Caneau,et al.  160 GHz enhancement-mode InAlAs/InGaAs/InP high electron mobility transistor , 1996, 1996 54th Annual Device Research Conference Digest.

[12]  K. Maezawa,et al.  InP-based high-performance monostable-bistable transition logic elements (MOBILEs) using integrated multiple-input resonant-tunneling devices , 1996, IEEE Electron Device Letters.

[13]  Kevin J. Chen,et al.  High-performance InP-based enhancement-mode HEMTs using non-alloyed ohmic contacts and Pt-based buried-gate technologies , 1996 .

[14]  T. Kobayashi,et al.  Device technologies for InP-based HEMTs and their application to ICs , 1994, Proceedings of 1994 IEEE GaAs IC Symposium.

[15]  T. Enoki,et al.  0.05-µ m-Gate InAlAs/InGaAs High Electron Mobility Transistor and Reduction of Its Short-Channel Effects , 1994 .

[16]  April Brown,et al.  50-nm self-aligned-gate pseudomorphic AlInAs/GaInAs high electron mobility transistors , 1992 .

[17]  A. Ketterson,et al.  Process for enhancement/depletion-mode GaAs/InGaAs/AlGaAs pseudomorphic MODFETs using selective wet gate recessing , 1992 .

[18]  S. Bahl,et al.  Elimination of mesa-sidewall gate leakage in InAlAs/InGaAs heterostructures by selective sidewall recessing , 1992, IEEE Electron Device Letters.

[19]  T. Mimura,et al.  Pt-based gate enhancement-mode InAlAs/InGaAs HEMTs for large-scale integration , 1991, [Proceedings 1991] Third International Conference Indium Phosphide and Related Materials.

[20]  M. Feuer,et al.  Direct-coupled FET logic circuits on InP , 1991, IEEE Electron Device Letters.

[21]  H. Fujishiro,et al.  A Sub-10 ps/gate Direct-Coupled FET Logic Circuit with 0.2 µm-Gate GaAs MESFET , 1990 .

[22]  R. Zuleeg,et al.  Anisotype, enhancement-mode, heterojunction gate field-effect transistors , 1990 .

[23]  Michael S. Shur,et al.  New continuous heterostructure field-effect-transistor model and unified parameter extraction technique , 1990 .

[24]  S. Sze.  High-speed semiconductor devices , 1990 .

[25]  Hikaru Hida,et al.  High-speed and large noise margin tolerance E/D logic gates with LDD structure DMTs fabricated using selective RIE technology , 1989 .

[26]  I. Lindau,et al.  New and unified model for Schottky barrier and III–V insulator interface states formation , 1979 .