3D sequential integration opportunities and technology optimization

Compared with TSV-based 3D ICs, monolithic or sequential 3D ICs presents “true” benefits of going to the vertical dimension as the stacked layers can be connected at the transistor scale. The high versatility of this technology is evidenced via several examples requiring small 3D contact pitch. Monolithic 3D is shown to enable substantial gain in area and performance as compared to planar technology without scaling the transistor technology node. This paper summarizes the technological challenges of this concept: it offers a general overview of the potential solutions to obtain a high performance low temperature top transistor while keeping bottom MOSFET integrity.

[1]  A physics based approach to ultra-shallow p/sup +/-junction formation at the 32 nm node , 2002, Digest. International Electron Devices Meeting,.

[2]  Yuan Xie,et al.  Processor Design in 3D Die-Stacking Technologies , 2007, IEEE Micro.

[3]  P. Batude,et al.  Setting up 3D sequential integration for back-illuminated CMOS image sensors with highly miniaturized pixels with low temperature fully depleted SOI transistors , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  H. Grampeix,et al.  Enabling 3D Monolithic Integration , 2008 .

[5]  N. D. Theodore,et al.  Dopant activation in ion implanted silicon by microwave annealing , 2009 .

[6]  M. Potter,et al.  Quantitative prediction of junction leakage in bulk-technology CMOS devices , 2010 .

[7]  O. Faynot,et al.  Demonstration of low temperature 3D sequential FDSOI integration down to 50 nm gate length , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[8]  J. Mazurier,et al.  Advances, challenges and opportunities in 3D CMOS sequential integration , 2011, 2011 International Electron Devices Meeting.

[9]  Thomas Ernst,et al.  3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[10]  FDSOI: A solution to suppress boron deactivation in low temperature processed devices , 2012, 2012 12th International Workshop on Junction Technology.

[11]  Xiao Gong,et al.  A Self-Aligned Ni-InGaAs Contact Technology for InGaAs Channel n-MOSFETs , 2012 .

[12]  O. Faynot,et al.  FDSOI devices: A solution to achieve low junction leakage with low temperature processes (≤ 650°C) , 2012, 2012 13th International Conference on Ultimate Integration on Silicon (ULIS).

[13]  J. Venturini.  Laser Thermal Annealing: Enabling ultra-low thermal budget processes for 3D junctions formation and devices , 2012, 2012 12th International Workshop on Junction Technology.

[14]  Demonstration of InGaAs/Ge dual channel CMOS inverters with high electron and hole mobility using staked 3D integration , 2013, 2013 Symposium on VLSI Technology.

[15]  Gerald Cibrario,et al.  3D FPGA using high-density interconnect Monolithic Integration , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Olivier Billoint,et al.  3DCoB: A new design approach for Monolithic 3D Integrated circuits , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).