Characterization of Alpha AXP performance using TP and SPEC workloads

The characteristics of several commercial and technical workloads on the DEC 7000 AXP system are compared using built-in hardware monitors. The data analyzed include total instructions, cycles, multiple-issued instructions, stall components, cache misses, and instruction types. The data indicates that the two classes of workloads have vastly different characteristics and impose different requirements on the system design. Compared to VAX, Alpha AXP takes advantage of lower cycles per instruction and cycle time to achieve a significant performance advantage. The cache and memory interconnect subsystems are expected to play a crucial role in the performance of future systems. A simple model for evaluating the effects of various design tradeoffs based on the data collected by using hardware monitors is proposed.

[1]  Robert Sims,et al.  Alpha architecture reference manual , 1992 .

[2]  Richard L. Sites,et al.  Alpha Architecture Reference Manual , 1995 .

[3]  Douglas W. Clark,et al.  Measuring VAX 8800 performance with a histogram hardware monitor , 1988, [1988] The 15th Annual International Symposium on Computer Architecture. Conference Proceedings.

[4]  W. Kever,et al.  HP's PA7100LC: a low-cost superscalar PA-RISC processor , 1993, Digest of Papers. Compcon Spring.

[5]  J.J. McGrory,et al.  Transaction processing performance on PA-RISC commercial Unix systems , 1992, Digest of Papers COMPCON Spring 1992.

[6]  B. Allison.  DEC 7000/10000 Model 600 AXP multiprocessor server , 1993, Digest of Papers. Compcon Spring.

[7]  Dionisios N. Pnevmatikatos,et al.  Cache performance of the SPEC92 benchmark suite , 1993, IEEE Micro.

[8]  Soha Hassoun,et al.  A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..

[9]  John Paul Shen,et al.  Instruction level profiling and evaluation of the IBM RS/6000 , 1991, [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.

[10]  Steven W. White,et al.  How does processor MHz relate to end-user performance? II. Memory subsystem and instruction set , 1993, IEEE Micro.

[11]  Michael Stonebraker,et al.  A measure of transaction processing power , 1985 .

[12]  David B. Lomet,et al.  AlphaSort: a RISC machine sort , 1994, SIGMOD '94.

[13]  Jim Gray,et al.  Benchmark Handbook: For Database and Transaction Processing Systems , 1992 .

[14]  Douglas W. Clark,et al.  Performance from architecture: comparing a RISC and a CISC with similar hardware organization , 1991, ASPLOS IV.