A model-driven validation & verification environment for embedded systems

This paper presents a validation and verification tool component, based on the abstract state machine formal method, that we are developing to support high level formal analysis of embedded system model-driven design. This component is integrated into a model-driven environment for HW/SW co-design that provides a graphical high-level representation of HW and SW components by means of UML profiles for SystemC/multi-thread C, and allows C/C++/SystemC code generation/back-annotation from/to graphical UML models.

[1]  Sandeep K. Shukla,et al.  Model-Driven Validation of SystemC Designs , 2008, EURASIP J. Embed. Syst..

[2]  Wei Tang,et al.  Meta Object Facility , 2009, Encyclopedia of Database Systems.

[3]  Elvinia Riccobene,et al.  A Model-driven Co-design Flow for Embedded Systems , 2006, FDL.

[4]  Sandeep K. Shukla,et al.  Model-Driven Validation of SystemC Designs , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[5]  Qing Li,et al.  Unified Modeling Language , 2009 .

[6]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[7]  Wolfgang Rosenstiel,et al.  SystemC: methodologies and applications , 2003 .

[8]  Angelo Gargantini,et al.  A Metamodel-based Simulator for ASMs , 2007 .

[9]  Angelo Gargantini,et al.  Using Spin to Generate Testsfrom ASM Specifications , 2003, Abstract State Machines.

[10]  Elvinia Riccobene,et al.  A model-driven design environment for embedded systems , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[11]  Elvinia Riccobene,et al.  Designing a Unified Process for Embedded Systems , 2007, Fourth International Workshop on Model-Based Methodologies for Pervasive and Embedded Software (MOMPES'07).

[12]  Sandeep K. Shukla,et al.  Model-driven test generation for system level validation , 2007, 2007 IEEE International High Level Design Validation and Test Workshop.

[13]  Sofiène Tahar,et al.  Design and verification of SystemC transaction-level models , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Egon Börger,et al.  Abstract State Machines. A Method for High-Level System Design and Analysis , 2003 .

[15]  Fabrizio Ferrandi,et al.  A Framework for the Functional Verification of SystemC Models , 2005, International Journal of Parallel Programming.

[16]  Wolfgang Rosenstiel,et al.  An ASM based systemC simulation semantics , 2003 .

[17]  Martin Gogolla.  Unified Modeling Language , 2009, Encyclopedia of Database Systems.

[18]  Ivar Jacobson,et al.  Unified Modeling Language , 2020, Definitions.

[19]  Gerard J. Holzmann,et al.  The Model Checker SPIN , 1997, IEEE Trans. Software Eng..

[20]  Moshe Y. Vardi.  Formal Techniques for SystemC Verification; Position Paper , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[21]  허윤정,et al.  Holzmann의 ˝The Model Checker SPIN˝에 대하여 , 1998 .