An ON-resistance closed form for VDMOS devices
暂无分享,去创建一个
J. Millan | J. Rebollo | F. Berta | F. Serra-Mestres | J. Paredes | J. Millán | F. Serra-Mestres | S. Hidalgo | J. Rebollo | J. Fernandez | S. Hidalgo | J. Fernandez | F. Berta | J. Paredes
[1] A. Papoulis. BAMBI-A Design Model for Power MOSFET's , 1985 .
[2] J.D. Plummer,et al. Modeling of the on-resistance of LDMOS, VDMOS, and VMOS power transistors , 1980, IEEE Transactions on Electron Devices.
[3] D. Ueda,et al. A new vertical double diffused MOSFET—The self-aligned terraced-gate MOSFET , 1984, IEEE Transactions on Electron Devices.
[4] K. Board,et al. The optimization of on-resistance in vertical DMOS power devices with linear and hexagonal surface geometries , 1984, IEEE Transactions on Electron Devices.
[5] P. Hower,et al. Comparison of various source-gate geometries for power MOSFET's , 1981, IEEE Transactions on Electron Devices.
[6] Chenming Hu,et al. Optimum design of power MOSFET's , 1984, IEEE Transactions on Electron Devices.