Analysis and modeling of the gate leakage current in advanced nMOSFET devices with severe gate-to-drain dielectric breakdown

Abstract The gate leakage current in advanced metal gate/high- K (EOT ≈ 0.6 nm) nMOSFETs with severe gate-to-drain dielectric breakdown is investigated in detail. Even though several models have been proposed in the past to deal with this issue, they are mainly intended to be used in circuit simulation environments. On the contrary, we report in this work an analytic expression for the gate current based on the solution of the generalized diode equation. The model has been tested not only for positive drain and gate voltage conditions but also for negative biases.

[1]  Gaston H. Gonnet,et al.  On the LambertW function , 1996, Adv. Comput. Math..

[2]  L. Pantisano,et al.  A novel methodology for sensing the breakdown location and its application to the reliability study of ultrathin Hf-silicate gate dielectrics , 2005, IEEE Transactions on Electron Devices.

[3]  R. Degraeve,et al.  Consistent model for short-channel nMOSFET after hard gate oxide breakdown , 2002 .

[4]  J. Stathis,et al.  A model for gate-oxide breakdown in CMOS inverters , 2003, IEEE Electron Device Letters.

[5]  A. Ortiz-Conde,et al.  Exact analytical solutions of the forward non-ideal diode equation with series and shunt parasitic resistances , 2000 .

[6]  Chih-Hang Tung,et al.  Equivalent Circuit Model for the Gate Leakage Current in Broken Down $\hbox{HfO}_{2}/\hbox{TaN/TiN}$ Gate Stacks , 2008, IEEE Electron Device Letters.

[7]  K. Ahmed,et al.  Characterization of ultra-thin oxides using electrical C-V and I-V measurements , 1998 .

[8]  J. Martin-Martinez,et al.  Gate Oxide Wear-Out and Breakdown Effects on the Performance of Analog and Digital Circuits , 2008, IEEE Transactions on Electron Devices.

[9]  K. Kakushima,et al.  EOT of 0.62 nm and High Electron Mobility in La-silicate/Si Structure Based nMOSFETs Achieved by Utilizing Metal-Inserted Poly-Si Stacks and Annealing at High Temperature , 2012, IEEE Transactions on Electron Devices.

[10]  R. T. Cakici,et al.  Device Characteristics and Equivalent Circuits for NMOS Gate-to-Drain Soft and Hard Breakdown in Polysilicon/SiON Gate Stacks , 2011, IEEE Transactions on Electron Devices.