Novel test structures for process development and monitoring of stack etches for high density FLASH and EPROM memories

In this paper a novel and simple but effective stacked gate etch test structure, specific to the requirements of of non-volatile memories, used for the early stages of process development and monitoring of a 0.5 /spl mu/m high density FLASH process is reported.<<ETX>>