Performance Evaluation of Neurectangular Multistage Interconnection Networks
暂无分享,去创建一个
[1] Daniel M. Dias,et al. Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.
[2] Chuan-lin Wu,et al. Performance analysis of circuit switching, baseline interconnection networks , 1984, ISCA 1984.
[3] Miroslaw Malek,et al. On Permuting Properties of Regular Rectangular SW-Banyans , 1985, IEEE Transactions on Computers.
[4] Tse-yun Feng,et al. A Survey of Interconnection Networks , 1981, Computer.
[5] Tse-Yun Feng,et al. On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.
[6] Dhiraj K. Pradhan,et al. A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines , 1980, IEEE Transactions on Computers.
[7] Robert J. McMillen,et al. A survey of interconnection methods for reconfigurable parallel processing systems* , 1899, 1979 International Workshop on Managing Requirements Knowledge (MARK).
[8] Janak H. Patel. Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.
[9] G. Jack Lipovski,et al. Design and implementation of the banyan interconnection network in TRAC , 1980, AFIPS '80.
[10] Howard Jay Siegel,et al. Performance Studies of Multiple-Packet Multistage Cube Networks and Comparison to Circuit Switching , 1986, ICPP.
[11] J. C. Browne,et al. Resource allocation in rectangular SW banyans , 1982, ISCA 1982.
[12] Dharma P. Agrawal,et al. Graph Theoretical Analysis and Design of Multistage Interconnection Networks , 1983, IEEE Transactions on Computers.
[13] Dharma P. Agrawal,et al. Design and Performance of Generalized Interconnection Networks , 1983, IEEE Transactions on Computers.
[14] Marc Snir,et al. The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.