A buffer placement algorithm to overcome short-circuit power dissipation in mesh based clock distribution network

In the recent past, Mesh-based clock distribution has received interest due to their tolerance to process variations in deep-sub micron technology. Mesh buffers are placed on the mesh to drive the large load capacitance of clock sinks and mesh wire capacitance. In this paper, we propose a buffer placement algorithm which can overcome the short circuit power dissipated in clock meshes. Our buffer placement algorithm uses clustering technique to judiciously place buffers such that short-circuit power is minimized while minimizing skew at the same time. This is verified by Monte carlo simulations incorporating process, voltage and systemic variations in NGSPICE.

[1]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[2]  Jiang Hu,et al.  Combinatorial Algorithms for Fast Clock Mesh Optimization , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[3]  J. Torrellas,et al.  VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects , 2008, IEEE Transactions on Semiconductor Manufacturing.

[4]  Avinoam Kolodny,et al.  Low Power Clock Network Design , 2011 .

[5]  Cliff C. N. Sze.  ISPD 2010 high performance clock network synthesis contest: benchmark suite and results , 2010, ISPD '10.

[6]  Masanori Hashimoto,et al.  Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution , 2008, ISQED 2008.

[7]  Harish M. Kittur,et al.  Capacitance driven clock mesh synthesis to minimize skew and power dissipation , 2013, IEICE Electron. Express.

[8]  Gustavo Reis Wilke,et al.  Analysis and optimization of mesh-based clock distribution architectures , 2008 .

[9]  Rajeev Murgai,et al.  A sliding window scheme for accurate clock mesh analysis , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[10]  Guilherme Flach,et al.  High-performance clock mesh optimization , 2012, TODE.

[11]  Ricardo Reis,et al.  A novel scheme to reduce short-circuit power in mesh-based clock architectures , 2008, SBCCI '08.

[12]  David Z. Pan,et al.  MeshWorks: A Comprehensive Framework for Optimized Clock Mesh Network Synthesis , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Julien Schmaltz,et al.  Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures , 2012, TODE.