Doubly-segmented current-steering DAC calibration

This paper addresses the calibration of segmented current-steering Digital-to-Analog Converters (DACs). In many design cases, current-steering DACs are divided into a thermometer-coded unary section and a binary section. This is done mostly for dynamic reasons. However, the decisions on the segmentation also impact an eventual static calibration. In this paper, we show that the introduction of an intermediate thermometer-coded unary section allows to perform static calibration to a high resolution levels without compromising the dynamic behavior. The individual current sources of the two unary sections are calibrated against two current references and the gain mismatch between sections is calibrated through the biasing circuit.

[1]  W. Schofield,et al.  A 16b 400MS/s DAC with <-80dBc IMD to 300MHz and <-160dBm/Hz noise power spectral density , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  Lawrence A. Singer,et al.  12-b 125 MSPS CMOS D/A designed for spectral performance , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[3]  Chih-Kong Ken Yang,et al.  Flexible-Assignment Calibration Technique for Mismatch-Constrained Digital-to-Analog Converters , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Yonghua Cong,et al.  A 1.5 V 14 b 100 MS/s self-calibrated DAC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Marc Pastre,et al.  Methodology for the digital calibration of analog circuits and systems using sub-binary radix DACs , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.

[6]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[7]  G. Gielen,et al.  A 14-bit 200-MHz Current-Steering DAC With Switching-Sequence Post-Adjustment Calibration , 2007, IEEE Journal of Solid-State Circuits.

[8]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[9]  John D. Hyde,et al.  A 300-MS/s 14-bit digital-to-analog converter in logic CMOS , 2003, IEEE J. Solid State Circuits.