State dependent statistical timing model for voltage scaled circuits

This paper presents a novel statistical state-dependent timing model for voltage over scaled (VoS) logic circuits that accurately and rapidly finds the timing distribution of output bits. Using this model erroneous VoS circuits can be represented as error-free circuits combined with an error-injector. A case study of a two point DFT unit employing the proposed model is presented and compared to HSPICE circuit simulation. Results show an accurate match, with significant speedup gains.

[1]  Douglas L. Jones,et al.  Stochastic computation , 2010, Design Automation Conference.

[2]  Yu (Kevin) Cao,et al.  What is Predictive Technology Model (PTM)? , 2009, SIGD.

[3]  Taewhan Kim,et al.  Variation-Aware False Path Analysis Based on Statistical Dynamic Timing Analysis , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Gernot Heiser,et al.  Dynamic voltage and frequency scaling: the laws of diminishing returns , 2010 .

[5]  Deming Chen,et al.  Analysis of circuit dynamic behavior with timed ternary decision diagram , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[6]  David Blaauw,et al.  Statistical Timing Analysis: From Basic Principles to State of the Art , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Keshab K. Parhi,et al.  Low-power frequency selective filtering , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[8]  Ahmed M. Eltawil,et al.  Fast error aware model for arithmetic and logic circuits , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[9]  Naresh R. Shanbhag,et al.  Energy-efficiency bounds for deep submicron VLSI systems in the presence of noise , 2003, IEEE Trans. Very Large Scale Integr. Syst..