Design of 10b SAR ADC for biomedical applications

This paper presents a 10b SAR ADC for biomedical applications. The Analog-to-digital converter (ADC) is powered by a single supply voltage of 1V. To reduce power, dynamic comparator circuit is used. The use of binary weighted capacitive Digital to Analog converter (CDAC) can also bring power reduction. The successive approximation algorithm performs the analog to digital conversion over multiple clock cycle periods by exploiting the knowledge of previously determined bits to determine the next significant bit. This method aims to reduce the circuit complexity and power consumption using a low conversion rate by allowing one clock period per bit. The 10b Successive approximation register ADC (SAR ADC) was designed in 0.18μm CMOS technology. It consumes 4.5μW power at 1V and area occupied is 0.04mm2.

[1]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Hao-Chiao Hong,et al.  A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC , 2007, IEEE Journal of Solid-State Circuits.

[3]  Chorng-Kuang Wang,et al.  A 8-bit 500-KS/s low power SAR ADC for bio-medical applications , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[4]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[5]  Jia Hao Cheong,et al.  A 400-nW 19.5-fJ/Conversion-Step 8-ENOB 80-kS/s SAR ADC in 0.18- $\mu\hbox{m}$ CMOS , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.

[7]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[8]  G. Anelli,et al.  A low-power 10 bit ADC in a 0.25 /spl mu/m CMOS: design considerations and test results , 2000, 2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149).

[9]  Yong Lian,et al.  A 1V 22µW 32-channel implantable EEG recording IC , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[10]  N.C. Guerrini,et al.  An ultralow-power switched opamp-based 10-B integrated ADC for implantable biomedical applications , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Tsung-Heng Tsai,et al.  Low-Power Analog Integrated Circuits for Wireless ECG Acquisition Systems , 2012, IEEE Transactions on Information Technology in Biomedicine.

[12]  Hong-June Park,et al.  A 1.3μW 0.6V 8.7-ENOB successive approximation ADC in a 0.18μm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[13]  G. Anelli,et al.  A low-power 10 bit ADC in a 0.25 /spl mu/m CMOS: design considerations and test results , 2000 .