论文信息 - A jitter suppression technique for a 2.48832 Gb/s clock and data recovery circuit

A jitter suppression technique for a 2.48832 Gb/s clock and data recovery circuit

This paper describes a jitter suppression technique for a 2.48832 Gb/s clock and data recovery (CDR) circuit that uses a phase-locked loop (PLL). This technique improves both the jitter generation and the jitter transfer function. The jitter generation can be suppressed by boosting the loop gain in PLL. A suitable jitter transfer function and jitter tolerance can be achieved by optimizing the characteristics of a surface acoustic wave (SAW) filter. The fabricated circuit had a low jitter generation (about 2.4 mUI rms) and a low jitter transfer function cutoff frequency (about 500 kHz) by using a SAW filter with a center frequency (f/sub c/) of 622.08 MHz. The jitter generations are within f/sub c/ mUI rms for the temperature range between 0/spl deg/C to 90/spl deg/C. The circuit passes the jitter tolerance specification in ITU-T recommendation G.958 by more than 30%.

[1] Noboru Ishihara,et al. Jitter-suppressed low-power 2.5 Gbit/s clock and data recovery IC without high-Q components , 1997 .

[2] F. Akashi,et al. A 1/N countdown timing extraction circuit for a gigabit optical fiber transmission system , 1988 .

[3] Y. Akazawa,et al. A monolithic 156 Mb/s clock and data-recovery PLL circuit using the sample-and-hold technique , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[4] Noboru Ishihara,et al. A 2.5-Gb/s clock and data recovery IC with tunable jitter characteristics for use in LANs and WANs , 1999 .