ESTIMATION OF DESIGN CHARACTERISTICS AT RTL MODELING LEVEL USING SYSTEMC

A successful SoC and embedded system design requires the thorough domain analysis and design space exploration. The early evaluation of design characteristics allows to take advantage of many architectural options available and to modify the system architecture, if needed. Currently, SystemC is used to model hardware and software parts of the system at the high-level. However, the characteristics of the modeled systems are obtained only at the late stages of the design. In this paper, we present a framework for the estimation of design characteristics at the modeling level of a design. The SystemC class library is extended with new classes describing the computation of area, delay and power characteristics of the SystemC models. The achieved results are illustrated with a case study.

[1]  Cristina Silvano,et al.  Power estimation of embedded systems: a hardware/software codesign approach , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Habib Mehrez,et al.  Energy estimation and optimization in architectural descriptions of complex embedded systems , 2005, SPIE Microtechnologies.

[3]  Massoud Pedram,et al.  High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[4]  Sung-Mo Kang.  Accurate simulation of power dissipation in VLSI circuits , 1986 .

[5]  Anand Raghunathan,et al.  Efficient power co-estimation techniques for system-on-chip design , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[6]  Daniel Brand,et al.  Early analysis tools for system-on-a-chip design , 2002, IBM J. Res. Dev..

[7]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[9]  Srivaths Ravi,et al.  Efficient RTL power estimation for large designs , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[10]  N. Ranganathan,et al.  A methodology for high level power estimation and exploration , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[11]  Sujit Dey,et al.  High-Level Power Analysis and Optimization , 1997 .

[12]  Sujit Dey,et al.  Register-transfer level estimation techniques for switching activity and power consumption , 1996, Proceedings of International Conference on Computer Aided Design.

[13]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[14]  Luca Benini,et al.  Dynamic power management - design techniques and CAD tools , 1997 .

[15]  Sujit Dey,et al.  Efficient power profiling for battery-driven embedded system design , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  G. STEPHANIDES,et al.  Energy Estimation with SystemC : A Programmer ' s Perspective , 2003 .

[17]  Farid N. Najm,et al.  High-level area and power estimation for VLSI circuits , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[18]  Grant Martin,et al.  Winning the SoC revolution : experiences in real design , 2003 .

[19]  Steffen Buch,et al.  Using SystemC for Hardware Design Comparison of results with VHDL , Cossap and CoCentric , 2002 .

[20]  Anand Raghunathan,et al.  Power monitors: a framework for system-level power estimation using heterogeneous power models , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[21]  Thomas H. Krodel.  Power play-fast dynamic power estimation based on logic simulation , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[22]  Jerzy W. Rozenblit,et al.  A new framework for power estimation of embedded systems , 2005, Computer.

[23]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[24]  William Fornaciari,et al.  An area estimation methodology for FPGA based designs at systemc-level , 2004, Proceedings. 41st Design Automation Conference, 2004..