An optimal march test for locating faults in DRAMs

The authors solve the fault location problem for a realistic fault model that is based on the physical defects and resulting faulty behaviours observed in 4 Mbit DRAMs manufactured by Siemens. Assuming an n*1 DRAM organization, they derive a lower bound of 8n on the length of any march test that locates all of the faults in the fault model. They then propose a march test whose length matches the lower bound, and then show that this test has 100% fault coverage.<<ETX>>

[1]  Peter Muhmenthaler,et al.  Test Pattern Development and Evaluation for DRAMs with Fault Simulator RAMSIM , 1991, 1991, Proceedings. International Test Conference.

[2]  Bruce F. Cockburn,et al.  Near-optimal tests for classes of write-triggered coupling faults in RAMs , 1992, J. Electron. Test..

[3]  K. Itoh.  Trends in megabit DRAM circuit design , 1989, International Symposium on VLSI Technology, Systems and Applications,.

[4]  Bruce F. Cockburn,et al.  Detection of coupling faults in RAMs , 1990, J. Electron. Test..

[5]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[6]  W.R. Moore,et al.  A review of fault-tolerant techniques for the enhancement of integrated circuit yield , 1986, Proceedings of the IEEE.

[7]  S. E. Schuster.  Multiple word/bit line redundancy for semiconductor memories , 1978 .

[8]  Peter Muhmenthaler,et al.  Enhanced fault modeling for DRAM test and analysis , 1991, Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's.