Analytical Formulas of Output Waveform and Short-Circuit Power Dissipation for Static CMOS Gates Dri

As MOSFET sizes and wire widths become very small in recent years, in uence of resistive component of interconnects on the estimation of propagation delay and power dissipation can no longer be neglected. In this paper we present formulas of output waveform at driving point and short-circuit power dissipation for static CMOS logic gates driving a CRC load. By representing the short-circuit current and the current owing in the resistance of a CRC load by piece-wise linear functions, a closed-form formula is derived. On the gate delay the error of our formula is less than 8% from SPICE in our experiments. These formulas will contribute to faster estimation of circuit speed and power dissipation of VLSI chips on timing level simulators. key words: short-circuit power dissipation, short-circuit current, resistive-capacitive load, CRC pi load, output waveform, gate delay

[1]  Kjell Jeppson,et al.  Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay , 1994 .

[2]  Takayasu Sakurai,et al.  A simple MOSFET model for circuit analysis , 1991 .

[3]  Srinivasa Vemuru,et al.  Short-circuit power dissipation estimation for cmos logic gates , 1994 .

[4]  Hidetoshi Onodera,et al.  Estimation of short-circuit power dissipation and its influence on propagation delay for static CMOS gates , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[5]  Sherif H. K. Embabi,et al.  Delay models for CMOS, BiCMOS and BiNMOS circuits and their applications for timing simulations , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  P. R. O'Brien,et al.  Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation , 1989, ICCAD 1989.

[7]  Nicholas C. Rumin,et al.  Inverter models of CMOS gates for supply current and delay evaluation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[9]  Lawrence T. Pileggi,et al.  A Gate-Delay Model for High-Speed CMOS Circuits , 1994, 31st Design Automation Conference.

[10]  Takayasu Sakurai,et al.  Delay analysis of series-connected MOSFET circuits , 1991 .

[11]  Hidetoshi Onodera,et al.  Estimation of short-Circuit Power Dissipation for Static CMOS Gates , 1996 .