Hierarchical Composite Regular Parallel Architecture

The design space of emerging heterogenous multi-core architectures with re-configurability element makes it feasible to design mixed fine-grained and coarse-grained parallel architectures. This paper presents a hierarchical composite array design which extends the curret design space of regular array design by combining a sequence of transformations. This technique is applied to derive a new design of a pipelined parallel regular array with different dataflow between phases of computation.

[1]  Dominique Lavenier,et al.  Advanced Systolic Design , 1999 .

[2]  Graham M. Megson,et al.  Compositional technique for synthesising multi-phase regular arrays , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.

[3]  Sanjay V. Rajopadhye,et al.  Synthesizing systolic arrays from recurrence equations , 1990, Parallel Comput..

[4]  Uday Bondhugula,et al.  A practical automatic polyhedral parallelizer and locality optimizer , 2008, PLDI '08.

[5]  Sanjay V. Rajopadhye,et al.  Uniformization of affine dependence programs for parallel embedded system design , 2001, International Conference on Parallel Processing, 2001..

[6]  Keshab K. Parhi,et al.  Digital Signal Processing for Multimedia Systems , 1999 .

[7]  Albert Cohen,et al.  Iterative optimization in the polyhedral model: part ii, multidimensional time , 2008, PLDI '08.

[8]  Albert Cohen,et al.  Iterative Optimization in the Polyhedral Model: Part I, One-Dimensional Time , 2007, International Symposium on Code Generation and Optimization (CGO'07).

[9]  Frédéric Vivien,et al.  Combining Retiming and Scheduling Techniques for Loop Parallelization and Loop Tiling , 1997, Parallel Process. Lett..

[10]  Paul Feautrier,et al.  Automatic Parallelization in the Polytope Model , 1996, The Data Parallel Programming Model.

[11]  Toomas P. Plaks.  Efficient Mapping Reductions Using Iso-planes on the Polytope Model , 1999, Parallel Algorithms Appl..

[12]  Fifth International Conference on Parallel Computing in Electrical Engineering (PARELEC 2006), 13-17 September 2006, Bialystok, Poland , 2006, PARELEC.