System exploration of SystemC designs

Due to increasing design complexity new methodologies for system modeling have been established in VLSI CAD. The SystemC methodology gains a significant reduction of design cycles by introducing an executable specification and a top down refinement strategy. But still the size and the complexity of SystemC models grow, making it harder to understand the basic ideas architects and their designs intend. This extends the familiarization phase for coworkers and project partners. In modern design flows, this can become a significant problem. In this work, we present an approach for interactive system exploration of SystemC designs and its implementation. The aim of our approach is to facilitate the orientation towards complex SystemC models without the need for simulation based techniques. Our tool accomplishes system exploration by allowing to navigate hierarchically through SystemC designs. It uses schematic visualization at different levels of abstraction to display the structure and the behavior of the design. Further support is given for different schematic views, a source code view, crossprobing, path fragment navigation and module exploration.

[1]  Rolf Drechsler,et al.  ParSyC: An Efficient SystemC Parser , 2004 .

[2]  Rolf Drechsler,et al.  SyCE: an integrated environment for system design in SystemC , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[3]  Rolf Drechsler,et al.  Efficient Automatic Visualization of SystemC Designs , 2003, FDL.

[4]  Rolf Drechsler,et al.  CheckSyC: an efficient property checker for RTL SystemC designs , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[5]  Stuart Swan,et al.  A tutorial introduction on the new SystemC verification standard , 2003 .

[6]  Florence Maraninchi,et al.  Pinapa: an extraction tool for SystemC descriptions of systems-on-a-chip , 2005, EMSOFT.

[7]  Sandeep K. Shukla,et al.  SystemCXML: An Exstensible SystemC Front end Using XML , 2005, FDL.

[8]  Sandeep K. Shukla,et al.  Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[10]  Christian J. Eibl,et al.  gSysC: A GRAPHICAL FRONT END FOR SYSTEMC , 2005 .

[11]  Christoph Grimm,et al.  SystemC-AMS requirements, design objectives and rationale , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[12]  Terence Parr Language Translation Using PCCTS and C , 1999 .