High-performance III–V devices for future logic applications
暂无分享,去创建一个
D-H Kim | J. A. del Alamo | T-W Kim | Rh Baek | P. D. Kirsch | W. Maszara | D. A. Antoniadis | M. Urteaga | B. Brar | Hm Kwon | C-S Shin | W-K Park | Y-D Cho | Sh Shin | Dh Ko | K-S Seo | P. Kirsch | M. Urteaga | D. Antoniadis | J. D. del Alamo | D. Kim | B. Brar | K. Seo | W. Maszara | T. Kim | D. Ko | Y.D. Cho | W. Park | S. Shin | R. Baek | Hm Kwon | C. Shin
[1] J. Alamo. Nanometre-scale electronics with III–V compound semiconductors , 2011, Nature.
[2] Richard J. W. Hill,et al. In0.7Ga0.3As quantum well MOSFETs with Al2O3/HfO2 toward subthreshold swing of ∼60 mV/dec , 2014 .
[3] Naoto Horiguchi,et al. Integration of InGaAs Channel n-MOS Devices on 200mm Si Wafers Using the Aspect-Ratio-Trapping Technique , 2012 .
[4] R. Rosenfeld. Nature , 2009, Otolaryngology--head and neck surgery : official journal of American Academy of Otolaryngology-Head and Neck Surgery.