Design on ESD protection circuit with very low and constant input capacitance

Effective on-chip ESD design to solve the ESD protection challenge on the analog pins for high-frequency or current-mode applications is studied. The device dimension of ESD clamp devices in analog ESD protection circuit can be reduced to have a much small input capacitance for high-frequency applications, but it can still sustain a high HBM and MM ESD level. To find the optimized device dimensions and layout spacings on ESD clamp devices, a design model is developed to keep the input capacitance as constant as possible (within 1% variation).

[1]  S. G. Beebe.  Methodology for layout design and optimization of ESD protection transistors , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[2]  Tung-Yang Chen,et al.  ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications , 2000, IEEE Journal of Solid-State Circuits.

[3]  I. E. Opris.  Bootstrapped pad protection structure , 1998 .

[4]  Proceedings International Symposium on Quality Electronic Design , 2002, Proceedings International Symposium on Quality Electronic Design.

[5]  Tung-Yang Chen,et al.  Design and analysis of the on-chip ESD protection circuit with a constant input capacitance for high-precision analog applications , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[6]  R. N. Rountree.  ESD protection for submicron CMOS circuits-issues and solutions , 1988, Technical Digest., International Electron Devices Meeting.