A Hardware Implementation of Real Time Lossless Data Compression and Decompression Circuits

This paper presents a hardware implementation of real time data compression and decompression circuits based on the LZW algorithm. LZW is a dictionary based data compression, which has the advantage of fast speed, high compression, and small resource occupation. In compression circuit, the design creatively utilizes two dictionaries alternately to improve efficiency and compressing rate. In decompression circuit, an integrated State machine control module is adopted to save hardware resource. Through hardware description and language programming, the circuits finally reach function simulation and timing simulation. The width of data sample is 12bits, and the dictionary storage capacity is 1K. The simulation results show the compression and decompression circuits have complete function. Compared to software method, hardware implementation can save more storage and compressing time. It has a high practical value in the future.

[1]  Liu Si-feng An Improved LZW Data Compression Algorithm , 2006 .

[2]  Terry A. Welch,et al.  A Technique for High-Performance Data Compression , 1984, Computer.

[3]  David A. Huffman,et al.  A method for the construction of minimum-redundancy codes , 1952, Proceedings of the IRE.

[4]  Wang Ping Realization and Research of LZW Lossless Compression Algorithm , 2002 .

[5]  Rabi N. Mahapatra,et al.  An Enhanced CAM Architecture to Accelerate LZW Compression Algorithm , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[6]  Zhiping Lin,et al.  Applications and improvement of H.264 in medical video compression , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.