A Process and Temperature Compensated Two-Stage Ring Oscillator

Local positive feedback in a delay element enables a ring oscillator with only two stages to oscillate and produce quadrature clocks. Routh-Hurwitz's criterion is applied to prove that such a structure can oscillate. An internally generated power supply from a constant-gm bias keeps the free running frequency to within plusmn 5% from -40 to 125degC over process variations. The 1.25 GHz oscillator in 0.13 mum CMOS draws 3.4 mA and has a phase noise of -88 dBc/Hz at 1MHz offset.

[1]  Hai Tao,et al.  A 40-43Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  A. TUSTIN,et al.  Automatic Control Systems , 1950, Nature.

[3]  Benjamin C. Kuo,et al.  AUTOMATIC CONTROL SYSTEMS , 1962, Universum:Technical sciences.

[4]  Un-Ku Moon,et al.  A CMOS self-calibrating frequency synthesizer , 2000, IEEE Journal of Solid-State Circuits.

[5]  R. Wadhwa,et al.  A low-power 0.13/spl mu/m CMOS OC-48 SONET and XAUI compliant SERDES , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[6]  B. Razavi,et al.  A CMOS clock recovery circuit for 2.5-Gb/s NRZ data , 2001, IEEE J. Solid State Circuits.

[7]  Howard C. Luong,et al.  A 2-V 900-MHz monolithic CMOS dual-loop frequency synthesizer for GSM receivers , 2001 .