Low latency book handling in FPGA for high frequency trading

Recent growth in algorithmic trading has caused a demand for lowering the latency of systems for electronic trading. FPGA cards are widely used to reduce latency and accelerate market data processing. To create a low latency trading system, it is crucial to effectively build a representation of the market state (book) in hardware. Thus, we have designed a new hardware architecture, which updates the book with the best bid/offer prices based on the incoming messages from the exchange. For each message a corresponding financial instrument needs to be looked up and its record needs to be updated. Proposed architecture is utilizing cuckoo hashing for the book handling, which enables low latency symbol lookup and high memory utilization. In this paper we discuss a trade-off between lookup latency and memory utilization. With average latency of 253 ns the proposed architecture is able to handle 119 275 instruments while using only 144 Mbit QDR SRAM.

[1]  Paul G. Spirakis,et al.  Space Efficient Hash Tables with Worst Case Constant Access Time , 2003, STACS.

[2]  Wayne Luk,et al.  FPGA Accelerated Low-Latency Market Data Feed Processing , 2009, 2009 17th IEEE Symposium on High Performance Interconnects.

[3]  Robin Pottathuparambil,et al.  Low-Latency FPGA Based Financial Data Feed Handler , 2011, 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines.

[4]  Rasmus Pagh,et al.  Cuckoo Hashing , 2001, Encyclopedia of Algorithms.

[5]  Heiner Litz,et al.  High Frequency Trading Acceleration Using FPGAs , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[6]  John W. Lockwood,et al.  A Low-Latency Library in FPGA Hardware for High-Frequency Trading (HFT) , 2012, 2012 IEEE 20th Annual Symposium on High-Performance Interconnects.

[7]  Konstantinos Panagiotou,et al.  On the Insertion Time of Cuckoo Hashing , 2010, SIAM J. Comput..