Crossbar Bus Synthesis on Transaction Level Using Genetic Algorithm

The communication architectures in modern SoCs (system-on-chip) not only impact the performance of SoC considerably, but also consume a large amount of the design cycle. This paper presents a novel methodology to synthesize crossbar bus communication architecture on transaction level using genetic algorithm. This methodology first clusters slave modules using a static communication traffic balancing algorithm (SCTBA). Then it uses genetic algorithm (GA) to configure communication parameters and verifies communication delay by transaction level modeling (TLM) and simulation. Finally it outputs the optimal partial crossbar bus topology and communication parameters satisfying the communication delay constraint. The experimental case studies show that our communication synthesis methodology results in up to 5x reduction in synthesis time and 1.5x component savings when compared to the methodologies ever before.

[1]  Daniel D. Gajski,et al.  SPECC: Specification Language and Methodology , 2000 .

[2]  Luca Benini,et al.  Analyzing on-chip communication in a MPSoC environment , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  Eui-Young Chung,et al.  Fast exploration of parameterized bus architecture for communication-centric SoC design , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[4]  N. Dutt,et al.  Automated throughput-driven synthesis of bus-based communication architectures , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[5]  Nikil D. Dutt,et al.  Constraint-driven bus matrix synthesis for MPSoC , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[6]  Sudeep Pasricha.  Transaction level modeling of SoC with SystemC 2.0 , 2004 .

[7]  D. E. Goldberg,et al.  Genetic Algorithms in Search , 1989 .

[8]  Yaohua Deng,et al.  Machine Vision Recognition of Disconnection Failure of IC Wafer , 2006, 2006 7th International Conference on Electronic Packaging Technology.

[9]  Nikil D. Dutt,et al.  Floorplan-aware automated synthesis of bus-based communication architectures , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[10]  Nikil D. Dutt,et al.  Automated throughput-driven synthesis of bus-based communication architectures , 2005, ASP-DAC.

[11]  Takayuki Sasaki,et al.  A practical approach for bus architecture optimization at transaction level , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[12]  Radu Marculescu,et al.  System-level point-to-point communication synthesis using floorplanning information [SoC] , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[13]  Yaohua Deng,et al.  Precise Measurement of the Wafer Circuit Width Using Computer Vision , 2006, 2006 7th International Conference on Electronic Packaging Technology.

[14]  Nikil D. Dutt,et al.  Extending the transaction level modeling approach for fast communication architecture exploration , 2004, Proceedings. 41st Design Automation Conference, 2004..

[15]  Manfred Glesner,et al.  Bus-Based Communication Synthesis on System-Level , 1996, TODE.

[16]  Srinivasan Murali,et al.  An Application-Specific Design Methodology for STbus Crossbar Generation , 2005, Design, Automation and Test in Europe.

[17]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .