A 1.8GHz Digital PLL in 65nm CMOS

A 1.8GHz high-accuracy, ring-oscillator based Digital Phase Lock Loop (DPLL), suitable for Serializer-Deserializer (SERDES) applications like HDMI, eSATA and USB2.0 is presented here. Sigma-Delta (??) dithering followed by passive filtering, along with Temperature Compensation is used to ensure frequency accuracy and low accumulated jitter, over a large temperature range. A re-circulating delay line based Time to Digital Converter (T2D) is used to handle large phase differences between the reference and feedback clocks. The DPLL is built in 65nm technology, and provides up to 1.8GHz output, with a phase noise of –87dBc/Hz at 1 MHz offset, and a frequency accuracy of +/-100ppm. It supports input frequencies in the range 0.7MHz to 50MHz, occupies a core area of 0.11 sq mm, and does not require external components.

[1]  Biman Chattopadhyay,et al.  A 65nm CMOS, ring-oscillator based, high accuracy Digital Phase Lock Loop for USB2.0 , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[2]  Salvatore Levantino,et al.  A 3MHz-BW 3.6GHz digital fractional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[3]  A.M. Fahim.  A compact, low-power low-jitter digital PLL , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[4]  Enrico Temporiti,et al.  Insights into wideband fractional All-Digital PLLs for RF applications , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[5]  Mike Shuo-Wei Chen,et al.  A calibration-free 800MHz fractional-N digital PLL with embedded TDC , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Mike Shuo-Wei Chen,et al.  A Calibration-Free 800 MHz Fractional-N Digital PLL With Embedded TDC , 2010, IEEE Journal of Solid-State Circuits.

[7]  Tadashi Maeda,et al.  A 2.1-to-2.8GHz all-digital frequency synthesizer with a time-windowed TDC , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).