FPGA-based Systems for Evolvable Hardware

Since 1992, year where Hugo de Garis has published the first paper on Evolvable Hardware (EHW), a period of intense creativity has followed. It has been actively researched, developed and applied to various problems. Different approaches have been proposed that created three main classifications: extrinsic, mixtrinsic and intrinsic EHW. Each of these solutions has a real interest. Nevertheless, although the extrinsic evolution generates some excellent results, the intrinsic systems are not so advanced. This paper suggests 3 possible solutions to implement the run-time configuration intrinsic EHW system: FPGA-based Run-Time Configuration system, JBits-based Run-Time Configuration system and Multi-board functional-level Run-Time Configuration system. The main characteristic of the proposed architectures is that they are implemented on Field Programmable Gate Array. A comparison of proposed solutions demonstrates that multi-board functional-level run-time configuration is superior in terms of scalability, flexibility and the implementation easiness. Keywords—Evolvable hardware, evolutionary computation, FPGA systems.

[1]  I. Xilinx,et al.  Virtex-II Platform FPGA User Guide , 2002 .

[2]  Lukás Sekanina,et al.  Towards evolvable IP cores for FPGAs , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[3]  Nicholas J. Macias,et al.  The PIG paradigm: the design and use of a massively parallel fine grained self-reconfigurable infinitely scalable architecture , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[4]  Isamu Kajitani,et al.  FPGA-based Systems for Evolvable Hardware , 2006 .

[5]  Gunnar Tufte,et al.  Identification of functionality during development on a virtual Sblock FPGA , 2003, The 2003 Congress on Evolutionary Computation, 2003. CEC '03..

[6]  Johannes Schemmel,et al.  Intrinsic evolution of digital-to-analog converters using a CMOS FPTA chip , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[7]  W. Pinebrook.  The evolution of strategy. , 1990, Case studies in health administration.

[8]  Jim Tørresen,et al.  Recognizing Speed Limit Sign Numbers by Evolvable Hardware , 2004, PPSN.

[9]  Lukás Sekanina,et al.  On routine implementation of virtual evolvable devices using COMBO6 , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[10]  I. Xilinx.  Virtex series configuration architecture user guide , 2000 .

[11]  Hiroshi Yokoi,et al.  A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI , 1998, ICES.

[12]  Tatiana Kalganova,et al.  Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[13]  Markus Weinhardt,et al.  PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.

[14]  Edward J. McCluskey,et al.  Fast run-time fault location in dependable FPGA-based applications , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[15]  Vu Duong,et al.  Evolutionary recovery of electronic circuits from radiation induced faults , 2004, Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No.04TH8753).

[16]  Xin Yao,et al.  Promises and challenges of evolvable hardware , 1996, IEEE Trans. Syst. Man Cybern. Part C.