A Novel Latch design for Low Power Applications

Low power device design is now a vital field of research due to increase in demand of portable devices. This research paper proposes novel design of 8-transistor latch. Design comparison with the conventional design is performed at 65nm and 45nm to show technology independence. Comparative simulation results show that area and power efficient latch design is better choice for portable applications.

[1]  James Tschanz,et al.  Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED '01.

[2]  Hai Zhou,et al.  Statistical timing verification for transparently latched circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Christian Piguet,et al.  Low-Power Electronics Design , 2004 .

[4]  Andreas Peter Burg,et al.  Benchmarking of Standard-Cell Based Memories in the Sub-$V_{\rm T}$ Domain in 65-nm CMOS Technology , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5]  K. G. Sharma,et al.  Efficient interconnect design with novel repeater insertion for low power applications , 2010 .

[6]  Yu Hen Hu,et al.  Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  J. Tschanz,et al.  Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[8]  Neha Arora,et al.  Optimized Design of SET D Flip-Flop for Portable Applications , 2010 .

[9]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  A.P. Chandrakasan,et al.  A reconfigurable 65nm SRAM achieving voltage scalability from 0.25–1.2V and performance scalability from 20kHz–200MHz , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[11]  Kwang-Ting Cheng,et al.  Static statistical timing analysis for latch-based pipeline designs , 2004, ICCAD 2004.

[12]  Yusuf Leblebici,et al.  Energy Efficiency Comparison of Asynchronous and Synchronous Circuits Operating in the Sub-Threshold Regime , 2008, J. Low Power Electron..

[13]  Rob A. Rutenbar,et al.  Static statistical timing analysis for latch-based pipeline designs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[14]  ZhouHai,et al.  Statistical timing verification for transparently latched circuits , 2006 .

[15]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[16]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[17]  Vladimir Stojanovic,et al.  Comparative analysis of latches and flip-flops for high-performance systems , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[18]  K. Roy,et al.  Double gate-MOSFET subthreshold circuit for ultralow power applications , 2004, IEEE Transactions on Electron Devices.