Architectural considerations in the design of a third-generation superconducting quantum annealing processor