Exact and efficient crosstalk estimation

With the reducing distances between wires in deep submicrometer technologies, coupling capacitances are becoming significant as their magnitude becomes comparable to the area capacitance and fringing capacitance of a wire. This causes an increasing susceptibility to failure due to inadvertent noise and leads to a requirement for accurate noise estimation. An incorrect estimation of the noise could lead either to circuit malfunction in case of underestimation or to wasted design resources due to overestimation. This paper presents a new time-efficient method for the precise estimation of crosstalk noise. While existing fast noise estimation metrics may overestimate the coupling noise by several orders of magnitude, the proposed metric computes the coupling noise with a good accuracy as compared to SPICE.

[1]  Tong Gao,et al.  Minimum Crosstalk Switchbox Routing , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[2]  Wayne Wei-Ming Dai,et al.  An efficient sequential quadratic programming formulation of optimal wire spacing for cross-talk noise avoidance routing , 1999, ISPD '99.

[3]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[4]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[6]  Dongsheng Wang,et al.  Post global routing crosstalk risk estimation and reduction , 1996, ICCAD 1996.

[7]  Jason Cong,et al.  Challenges and Opportunities for Design Innovations in Nanometer Technologies , 1998 .

[8]  K. L. Shepard,et al.  Global harmony: coupled noise analysis for full-chip RC interconnect networks , 1997, ICCAD 1997.

[9]  Hai Zhou,et al.  Global routing with crosstalk constraints , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[10]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Keshab K. Parhi,et al.  Efficient crosstalk estimation , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[12]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Charles J. Alpert,et al.  Buffer insertion for noise and delay optimization , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[14]  K. L. Shepard,et al.  Noise in deep submicron digital design , 1996, ICCAD 1996.

[15]  Anirudh Devgan.  Efficient coupled noise estimation for on-chip interconnects , 1997, ICCAD 1997.