7T SRAM enabling low-energy simultaneous block copy

This paper proposes 7T SRAM which realizes block-level simultaneous copying feature. The proposed SRAM can be used for data transfer between local memories such as checkpoint data storage and transactional memory. The 1-Mb SRAM is comprised of 32-kb blocks, in which 16-kb data can be copied in 33.3 ns at 1.2V. The proposed scheme reduces energy consumption in copying by 92.7% compared to the conventional read-modify-write manner.

[1]  Shunsuke Okumura,et al.  A Dependable SRAM with 7T/14T Memory Cells , 2009, IEICE Trans. Electron..

[2]  Fabrizio Petrini,et al.  Cell Multiprocessor Communication Network: Built for Speed , 2006, IEEE Micro.

[3]  Kunle Olukotun,et al.  Transactional memory coherence and consistency , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[4]  Shunsuke Okumura,et al.  A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection , 2009, 2009 22nd International Conference on VLSI Design.

[5]  Shunsuke Okumura,et al.  Quality of a Bit (QoB): A New Concept in Dependable SRAM , 2008, ISQED 2008.

[6]  David A. Wood,et al.  TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory , 2008, 2008 International Symposium on Computer Architecture.

[7]  Janak H. Patel,et al.  Error Recovery in Shared Memory Multiprocessors Using Private Caches , 1990, IEEE Trans. Parallel Distributed Syst..

[8]  Timothy J. Slegel,et al.  IBM's S/390 G5 microprocessor design , 1999, IEEE Micro.

[9]  Daniela De Venuto,et al.  International Symposium on Quality Electronic Design , 2005, Microelectronics Journal.

[10]  Yi Zheng,et al.  DMA Performance Analysis and Multi-core Memory Optimization for SWIM Benchmark on the Cell Processor , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing with Applications.