7T SRAM enabling low-energy simultaneous block copy
暂无分享,去创建一个
Shunsuke Okumura | Shusuke Yoshimoto | Yohei Nakata | Masahiko Yoshimoto | Hiroshi Kawaguchi | Kosuke Yamaguchi | H. Kawaguchi | M. Yoshimoto | S. Okumura | S. Yoshimoto | Y. Nakata | Kosuke Yamaguchi
[1] Shunsuke Okumura,et al. A Dependable SRAM with 7T/14T Memory Cells , 2009, IEICE Trans. Electron..
[2] Fabrizio Petrini,et al. Cell Multiprocessor Communication Network: Built for Speed , 2006, IEEE Micro.
[3] Kunle Olukotun,et al. Transactional memory coherence and consistency , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[4] Shunsuke Okumura,et al. A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection , 2009, 2009 22nd International Conference on VLSI Design.
[5] Shunsuke Okumura,et al. Quality of a Bit (QoB): A New Concept in Dependable SRAM , 2008, ISQED 2008.
[6] David A. Wood,et al. TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory , 2008, 2008 International Symposium on Computer Architecture.
[7] Janak H. Patel,et al. Error Recovery in Shared Memory Multiprocessors Using Private Caches , 1990, IEEE Trans. Parallel Distributed Syst..
[8] Timothy J. Slegel,et al. IBM's S/390 G5 microprocessor design , 1999, IEEE Micro.
[9] Daniela De Venuto,et al. International Symposium on Quality Electronic Design , 2005, Microelectronics Journal.
[10] Yi Zheng,et al. DMA Performance Analysis and Multi-core Memory Optimization for SWIM Benchmark on the Cell Processor , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing with Applications.