论文信息 - Electrical isolation and fanout in intra-chip optical interconnects

Electrical isolation and fanout in intra-chip optical interconnects

In this paper, we calculate the benefits of electrical isolation for intra-chip optical interconnects. We compare the delay and energy metrics of systems with intra-chip electrical and optical fanout, and from the results obtained, we conclude that optical fanout can be used to improve speeds in electrical fanout systems even at very short on-chip distances.

Alyssa B. Apsel | Anand Pappu

[1] A.F.J. Levi,et al. Optical interconnects in systems , 2000, Proceedings of the IEEE.

[2] M. Ingels,et al. A 1-Gb/s, 0.7-μm CM+ OS optical receiver with full rail-to-rail output swing , 1999, IEEE J. Solid State Circuits.

[3] S C Esener,et al. Speed and energy analysis of digital interconnections: comparison of on-chip, off-chip, and free-space technologies. , 1998, Applied optics.

[4] Mark Ingels,et al. A 1-Gb/s, 0.7-/spl mu/m CMOS optical receiver with full rail-to-rail output swing , 1999 .

[5] Kaustav Banerjee,et al. Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.

[6] A. Bhatnagar,et al. Receiver-less optical clock distribution using short pulses , 2003 .