High performance VLSI implementation of CAVLC decoder of H.264/AVC for HD transmission

Context-based Adaptive Variable Length Coding (CAVLC) has been adopted by the latest video coding standard H.264 as one of its entropy encoding techniques. In this paper, VLSI architecture for implementing CAVLC decoder is proposed. The proposed architecture takes into consideration the bit-rate requirements of H.264 without compromising the area. When implemented in Xilinx 10.1i, Virtex-4 technology, the proposed architecture can process frames of HD-1080 format at 30 frames per second working at a frequency of 45 MHz.

[1]  Tian-Sheuan Chang,et al.  A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264 , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[2]  Wu Di,et al.  A VLSI architecture design of CAVLC decoder , 2003, ASICON 2003.

[3]  Jiun-In Guo,et al.  A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  S. K. Nandy,et al.  High Performance VLSI Architecture Design for H.264 CAVLC Decoder , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[5]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[6]  Yücel Altunbasak,et al.  Performance comparison of the emerging H.264 video coding standard with the existing standards , 2003, 2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698).