Design and implementation of redundant multiprocessor interconnects in a high capacity router

This paper is about multiprocessor interconnects for the high capacity router built on ATCA (advanced telecom computing architecture) platform. Multiprocessor interconnection in ATCA brings some design issues when it comes to satisfying the constraint and specification of the ATCA platform. In the multiprocessor communication, most transfers are from one port to the other ports or the opposite direction (usually between a main processor and local processors on line cards). Congestion may happen when interprocessor communication packets from local processors are simultaneously heading for a main processor. In order to manage or alleviate the congestion, bandwidth for interprocessor communication should be increased and QoS mechanisms should be introduced in multiprocessor interconnects. This study suggests several methods to build multiprocessor interconnects in ATCA and discusses them in the view of redundancy, congestion handling ability, and implementation feasibility

[1]  Bup-Joong Kim,et al.  The design of congestion manageable multiprocessor interconnects in a high capacity router , 2004, APCC/MDMC '04. The 2004 Joint Conference of the 10th Asia-Pacific Conference on Communications and the 5th International Symposium on Multi-Dimensional Mobile Communications Proceeding.

[2]  Guru M. Parulkar,et al.  Experimental evaluation of SunOS IPC and TCP/IP protocol implementation , 1993, IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings.

[3]  W. Richard Stevens,et al.  TCP/IP Illustrated, Volume 2: The Implementation , 1995 .

[4]  Byungjun Ahn,et al.  Design and implementation of IPC network in ATM switching system , 2001, Joint 4th IEEE International Conference on ATM(ICATM'01) and High Speed Intelligent Internet Symposium. ICATM 2001 (Cat. No.00EX486).

[5]  Venkata Krishnan,et al.  PCI express and advanced switching: evolutionary path to building next generation interconnects , 2003, 11th Symposium on High Performance Interconnects, 2003. Proceedings..

[6]  Jonathan M. Smith,et al.  The measured performance of a fast local IPC , 1996, Proceedings of the Fifth International Workshop on Object-Orientation in Operation Systems.

[7]  S.K. Dhawan,et al.  Introduction to PCI Express-a new high speed serial data bus , 2005, IEEE Nuclear Science Symposium Conference Record, 2005.

[8]  Lennart Lindh,et al.  A prototype for interprocess communication support, in hardware , 1997, Proceedings Ninth Euromicro Workshop on Real Time Systems.