A strategy for testability enhancement at layout level

Integrated circuits (ICs) need to be designed for testability. This paper presents a strategy for testability enhancement, at the lower levels of the design, which is supported in hardware refinement and software improvement. Main areas of low-cost software improvement, for test preparation, are identified as logic extraction, test vector sequencing and the introduction of circuit knowledge in fault simulation. The strategy for hardware improvement is based on realistic fault list generation, fault hardness classification, and layout-level DFT (design for testability) rules derivation. A software package for test preparation is extensively used to identify the realistic faults in MOS digital ICs which are harder to detect, and to derive layout rules for hard fault avoidance. Simulation examples are presented, that ascertain the conclusions drawn in this work.<<ETX>>

[1]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[2]  Vishwani D. Agrawal,et al.  Modeling and Test Generation Algorithms for MOS Circuits , 1985, IEEE Transactions on Computers.

[3]  Jacob Savir,et al.  Layout Influences Testability , 1985, IEEE Transactions on Computers.

[4]  J. M. Soden,et al.  Electrical properties and detection methods for CMOS IC defects , 1989, [1989] Proceedings of the 1st European Test Conference.

[5]  S. Koeppe,et al.  Optimal Layout to Avoid CMOS Stuck-Open Faults , 1987, 24th ACM/IEEE Design Automation Conference.

[6]  Dong Sam Ha,et al.  Test Pattern Generation for Stuck-Open Faults Using Stuck-At Test Sets in CMOS Combinational Circuits , 1989, 26th ACM/IEEE Design Automation Conference.

[7]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[8]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[9]  Edward McCluskey,et al.  Designing CMOS Circuits for Switch-Level Testability , 1987, IEEE Design & Test of Computers.

[10]  J. P. Teixeira,et al.  Test preparation and fault analysis using a bottom-up methodology , 1989, [1989] Proceedings of the 1st European Test Conference.