On the higher efficiency of parallel Reed-Solomon turbo-decoding

In this paper, we demonstrate the higher hardware efficiency of Reed-Solomon (RS) parallel turbo decoding compared with BCH parallel turbo decoding. Based on an innovative architecture, this is the first implementation of fully parallel RS turbo decoder. A performance analysis is performed showing that RS block turbo codes (RS-BTC) have decoding performance equivalent to Bose Ray-Chaudhuri Hocquenghem-block turbo codes (BCH-BTC). A ratio between the decoder throughput and the decoder area is used to show the higher efficiency of the RS full parallel turbo decoder. Finally an implementation of a (31,29)2 RS block turbo decoder on a high performance board including 6 Xilinx Virtex5 FPGAs is detailed. The resulting turbo decoder has an information throughput above 6 Gb/s while the working frequency is only 45 MHz. It shows that RS BTC are an attractive solution for low cost Gb/s fiber optical communications.

[1]  Elwyn R. Berlekamp,et al.  Algebraic coding theory , 1984, McGraw-Hill series in systems science.

[2]  Camille Leroux,et al.  Full-parallel architecture for turbo decoding of product codes , 2006 .

[3]  K. Motoshima,et al.  A 3-bit soft-decision IC for powerful forward error correction in 10-Gb/s optical communication systems , 2005, IEEE Journal of Solid-State Circuits.

[4]  Michel Joindot,et al.  Forward error correction in WDM PON using spectrum slicing , 2007, Opt. Switch. Netw..

[5]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[6]  Ramesh Pyndiah,et al.  Low-Complexity High-Rate Reed--Solomon Block Turbo Codes , 2007, IEEE Transactions on Communications.

[7]  Ramesh Pyndiah,et al.  Near optimum decoding of product codes , 1994, 1994 IEEE GLOBECOM. Communications: The Global Bridge.

[8]  Christophe Jégo,et al.  Towards Gb/s turbo decoding of product code onto an FPGA device , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[9]  Keshab K. Parhi,et al.  High speed VLSI architecture design for block turbo decoder , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).