论文信息 - Computing Greatest Common Divisor of two positive integers using SET-MOS hybrid architecture

Computing Greatest Common Divisor of two positive integers using SET-MOS hybrid architecture

Single Electron Transistor (SET) is a new type of nano - electronic three terminal device which offers the ability to control the motion of individual electrons. It provides current conduction characteristics comparable to MOSFET. It offers a possibility of achieving ultra high functional density and extremely low power dissipation compared with silicon based MOS technology. Hybridization of SET with MOS technology offers new functionalities, which are very difficult to achieve either by pure SET or by pure MOSFET. This paper investigates the implementation of a Greatest Common Divisor (GCD) circuit based on SET-MOS hybrid architecture. The operation of the proposed circuit is verified by SPICE simulator based on physical device model of SET.

D. Samanta | S. K. Sarkar | Asish Kumar De

[1] J. E. Brewer,et al. Extending the road beyond CMOS , 2002 .

[2] John P. Hayes,et al. Computer Architecture and Organization , 1980 .

[3] P. Hadley,et al. Simulating Hybrid Circuits of Single-Electron Transistors and Field-Effect Transistors , 2003 .

[4] Yasuo Takahashi,et al. Fabrication method for IC-oriented Si single-electron transistors , 2000 .

[5] S. Cotofana,et al. Basic Building Blocks for Effective Single Electron Tunneling Technology Based Computation , 2006, 2006 International Semiconductor Conference.

[6] S. Mahapatra,et al. Realization of multiple valued logic and memory by hybrid SETMOS architecture , 2005, IEEE Transactions on Nanotechnology.

[7] Christoph Wasshuber. Single-electronics - how it works. How it's used. How it's simulated , 2002, Proceedings International Symposium on Quality Electronic Design.

[8] Chunhong Chen,et al. Finite state machine implementation with single-electron tunneling technology , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[9] Konstantin K. Likharev,et al. Single-electron devices and their applications , 1999, Proc. IEEE.

[10] Mircea R. Stan,et al. A Case for CMOS/nano co-design , 2002, ICCAD 2002.