Using built-in sensors to cope with long duration transient faults in future technologies

Transients spanning more than one clock cycle will challenge soft error tolerant designs for future technologies. To face this problem, a low overhead technique that uses bulk built-in current sensors and recomputation is proposed here.

[1]  Jien-Chung Lo.  Analysis of a BICS-Only Concurrent Error Detection Method , 2002, IEEE Trans. Computers.

[2]  N. Seifert,et al.  Robust system design with built-in soft-error resilience , 2005, Computer.

[3]  Todd M. Austin,et al.  DIVA: a reliable substrate for deep submicron microarchitecture design , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.

[4]  André K. Nieuwland,et al.  Combinational logic soft error analysis and protection , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[5]  Cecilia Metra,et al.  Multiple transient faults in logic: an issue for next generation ICs? , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[6]  B. D. Shafer,et al.  Considerations for Single Event Immune VLSI Logic , 1983, IEEE Transactions on Nuclear Science.

[7]  Fernanda Gusmão de Lima Kastensmidt,et al.  Using Bulk Built-in Current Sensors to Detect Soft Errors , 2006, IEEE Micro.

[8]  R.D. Schrimpf,et al.  Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.

[9]  Luigi Carro,et al.  Online hardening of programs against SEUs and SETs , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[10]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[11]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[12]  Luigi Carro,et al.  System Level Approaches for Mitigation of Long Duration Transient Faults in Future Technologies , 2007, 12th IEEE European Test Symposium (ETS'07).

[13]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[14]  Christos A. Papachristou,et al.  An efficient BICS design for SEUs detection and correction in semiconductor memories , 2005, Design, Automation and Test in Europe.

[15]  P. Dodd,et al.  Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.

[16]  O. Faynot,et al.  Statistical Analysis of the Charge Collected in SOI and Bulk Devices Under Heavy lon and Proton Irradiation—Implications for Digital SETs , 2006, IEEE Transactions on Nuclear Science.

[17]  Tino Heijmen,et al.  Radiation-induced soft errors in digital circuits - A literature survey , 2002 .