Understanding the limiting factors of page migration in hybrid main memory

Combining DRAM and non-volatile memory (NVM) has been proposed to increase capacity and reliability, and to decrease energy consumption. Software-managed hybrid memory is a promising way to incorporate NVM in main memory due to its architectural simplicity. However, there are significant performance issues caused by interference in the memory system due to data migration between DRAM and NVM and a lack of effective migration policies. We propose new analysis and simulation techniques to understand the behavior of software-managed hybrid memory. These techniques allow us to characterize the overhead experienced by requests in the memory hierarchy and identify the factors that limit performance in software-managed hybrid memory. We show that queuing delays at the NVM banks and NVM bus are the main limiting factors.

[1]  Ricardo Bianchini,et al.  Page placement in hybrid memory systems , 2011, ICS '11.

[2]  Rami G. Melhem,et al.  Using PCM in Next-generation Embedded Space Applications , 2010, 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium.

[3]  Tajana Simunic,et al.  PDRAM: A hybrid PRAM and DRAM main memory system , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[4]  Vijayalakshmi Srinivasan,et al.  Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.

[5]  Rami G. Melhem,et al.  Concurrent page migration for mobile systems with OS-managed hybrid memory , 2014, Conf. Computing Frontiers.