An On-Chip Spectrum Analyzer for Analog Built-In Testing

This paper presents an analog built-in testing (BIT) architecture and its implementation. It enables the frequency response and harmonic distortion characterizations of an integrated device-under-test (DUT) through a digital off-chip interface. External analog instrumentation is avoided, reducing test time and cost. The proposed on-chip testing scheme uses a digital frequency synthesizer and a simple signal generator synchronized with a switched capacitor bandpass filter. A general methodology for the use of this structure in the functional verification of a DUT is also provided. The circuit-level design and experimental results of an integrated prototype in standard CMOS 0.5 μm technology are presented to demonstrate the feasibility of the proposed BIT technique.

[1]  Guido Torelli,et al.  Switched-capacitor circuits with periodical nonuniform individual sampling , 2003 .

[2]  L. S. Milor,et al.  A tutorial introduction to research on analog and mixed-signal circuit testing , 1998 .

[3]  P. Senn,et al.  A 3v 0.5 μm CMOS A/D Audio Processor for a Microphone Array , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[4]  Edgar Sánchez-Sinencio,et al.  On-chip spectrum analyzer for built-in testing analog ICs , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Un-Ku Moon.  CMOS high-frequency switched-capacitor filters for telecommunication applications , 2000, IEEE Journal of Solid-State Circuits.

[6]  Alberto Valdes-Garcia,et al.  Frequency synthesizer for on-chip testing and automated tuning , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  Luigi Carro,et al.  A Statistical Sampler for a New On-Line Analog Test Method , 2003, J. Electron. Test..

[8]  Pascal Nouet,et al.  Extending IEEE Std. 1149.4 analog boundary modules to enhance mixed-signal test , 2003, IEEE Design & Test of Computers.

[9]  Kwang-Ting Cheng,et al.  A sigma-delta modulation based BIST scheme for mixed-signal circuits , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[10]  Gloria Huertas,et al.  Testing Mixed-Signal Cores: A Practical Oscillation-Based Test in an Analog Macrocell , 2002, IEEE Des. Test Comput..

[11]  Abhijit Chatterjee,et al.  Digital-Compatible BIST for Analog Circuits Using Transient Response Sampling , 2000, IEEE Des. Test Comput..

[12]  Gordon W. Roberts,et al.  A 4-GHz effective sample rate integrated test core for analog and mixed-signal circuits , 2002, IEEE J. Solid State Circuits.

[13]  Bozena Kaminska,et al.  Oscillation built-in self test (OBIST) scheme for functional and structural testing of analog and mixed-signal integrated circuits , 1997, Proceedings International Test Conference 1997.

[14]  Alberto Valdes-Garcia,et al.  An on-chip transfer function characterization system for analog built-in testing , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[15]  P. Senn,et al.  A 3-V 0.5-/spl mu/m CMOS A/D audio processor for a microphone array , 1997 .

[16]  Sang-Soo Lee,et al.  A 700 mW CMOS line driver for ADSL central office applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[17]  H. C. Patangia,et al.  A programmable switched-capacitor sinewave generator , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.

[18]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[19]  Edgar Sanchez-Sinencio,et al.  Excess phase jitter cancellation method for SC relaxation oscillators , 1987 .

[20]  Abhijit Chatterjee,et al.  DC Built-In Self-Test for Linear Analog Circuits , 1996, IEEE Des. Test Comput..

[21]  Gordon W. Roberts,et al.  On-chip analog signal generation for mixed-signal built-in self-test , 1999 .

[22]  A. Baschirotto,et al.  A 200-Ms/s 10-mW switched-capacitor filter in 0.5-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[23]  K. Nagaraj,et al.  A parasitic-insensitive area-efficient approach to realizing very large time constants in switched-capacitor circuits , 1989 .

[24]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[25]  M. Steyaert,et al.  A 2-V CMOS cellular transceiver front-end , 2000, IEEE Journal of Solid-State Circuits.

[26]  Luigi Carro,et al.  A statistical sampler for a new on-line analog test method , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[27]  Jiun-Lang Huang,et al.  A sigma-delta modulation based BIST scheme for mixed-signal circuits , 2000, ASP-DAC '00.